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Abstract
The development of multicore architectures supporting parallel data processing has led to a paradigm shift, which affects
communication systems significantly. This article provides a scalable parallel approach of an iterative LDPC decoder, presented
in a tutorial-based style. It is suitable for decoding any irregular LDPC code without the limitation of the maximum node
degree, and it includes a parallel calculation of the syndrome. This is the main difference from algorithms presented so far. The
proposed approach can be implemented in applications supporting massive parallel computing, such as GPU or FPGA devices.
The implementation of the LDPC decoder with the use the OpenCL and CUDA frameworks is discussed and the performance
evaluation is given at the end of this contribution.
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I. INTRODUCTION
Since Shannon’s work, the topic of error detection and error correction codes, related to channel coding, has seen significant
growth [1]. The first serious discussion of error correction codes emerged in Hamming’s work in 1950 [2], where Hamming
provided a method for the correction of single and the detection of double bit errors with minimum redundancy being added to
the transmitted data. Since the second half of the 20th century, error correction codes have attracted much attention in research
work and have been utilized in many applications, including deep space photography transmission [3], television broadcasting
services [4], Ethernet [5], wireless communication networks, and other signal processing applications.
This paper provides a parallel approach of an iterative Low Density Parity Check (LDPC) [6]–[8] decoder, presented
in a tutorial style. The presented parallel approach can be implemented in platforms allowing massive parallel computing,
such as Graphics Processing Units (GPUs), Field Programmable Gate Arrays (FPGAs), and computer data storages. The
proposed approach is not limited for certain families of LDPC codes, but it supports decoding of any irregular LDPC
code, and the maximum node degree is not limited. Benchmarks of the LDPC decoder implemented using Open Computing
Language (OpenCL) [9] and Compute Unified Device Architecture (CUDA) [10] frameworks are discussed and the performance
comparison is given at the end of this contribution.
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2This contribution can be easily used as a tutorial for implementing an irregular LDPC decoder as well as a general parallel
approach for additional optimizations in order to make further accelerations. The parallel decoding approach is suitable for
fast decoders implemented in GPUs. It is also highly applicable for accelerating Bit Error Rate simmulations used in designing
new LDPC codes.
Inspiring by various comparisons between the OpenCL and CUDA applications from different fields of research, e. g. [11]–
[13], we developed parallel algorithms for LDPC decoding using OpenCL and CUDA. Several contributions published so far
deal with a general comparison of OpenCL and CUDA [14] and with fitting the LDPC decoder on GPU platform [15]–[24].
However, the decoders are mostly limited for applications with some families of LDPC codes or bounded with the maximum
node degree in the associated Tanner graph [25]. The proposed parallel approach is suitable for decoding any irregular LDPC
code without the bound in terms of the maximum node degree.
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II. LDPC
A. Introduction
LDPC codes [6] represent the coding technique with the best known error correcting capabilities. LDPC codes surpassed other
codes [26], including turbo codes [27] and Reed Solomon codes [28], at the correcting performance, and they are becoming
increasingly difficult to ignore in novel communication signal processing systems. Although the number of applications with
LDPC codes has grown significantly with the increasing speed of computing resources, decoding is still a computionally
intensive task, which limits the deployability of non-approximated decoding algorithms for medium and long block length
codes. However, the decoding can be accelerated significantly with the use of parallel multicore computing architectures. Our
work related to LDPC codes include [29]–[33].
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Fig. 1: Historical milestones in error correction coding theory.
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B. Basic defitions
In this section, we provide basic mathematical definitions related to channel coding and their associations to LDPC codes
and the presented parallel decoder.
Let C = (n, k) be a linear block code, where the number of code bits is denoted as n and the number of information bits is
denoted as k. The information vector of k bits is denoted as m and the (kn) generator matrix is denoted as G. The codeword
c is given by c = mG, which is encoding. The parity-check matrix associated with the code C is denoted as H. Any vector
v is a codeword if and only if vHT = 0. The product of the multiplication vHT is called the syndrome. If the parity-check
matrix H of code C is sparse, the code C is said to be the Low-Density Parity-Check (LDPC) code.
The Tanner graph is a bipartite graph of sets of variable nodes and check nodes defined by the parity-check matrix H. If
the element Hi,j = 1 (i corresponds to the row, while j corresponds to the column of the matrix H), an edge occurs between
the check node ci and the variable node vj . The Tanner graph is used for LDPC decoding, which is briefly described in the
following section.
The vector of check nodes connected with j-th variable node is denoted asMj be and the vector of variable nodes connected
with the i-th check node is denoted as Ni. Then
Mj = {i} ⇔ Hi,j = 1 (1)
Ni = {j} ⇔ Hi,j = 1 (2)
C. Decoding
Decoding is a method for correcting errors in a corrupted codeword and the device performing decoding is called the decoder.
The output of the decoder is usually called the estimation ĉ, as illustrated in Fig. 2. Two main principles, listed below, can be
considered for LDPC decoding. The principles are:
• Hard-decision, e. g. Bit-Flipping
• Soft-decision, working with probabilities during decoding process
Soft-decision decoding, including the Sum-Product (SP) algorithm [8] and its derivations, is supposed for the implementation
of the LDPC decoder and related benchmarks in this article.
LDPC decoding is an iterative process of passing values as messages in the Tanner graph through its edges. An estimation
of the codeword is calculated after finishing each iteration and if the estimation is a codeword of the LDPC code, decoding is
stopped. If a codeword is not found after a certain number of iterations (typically 5-100), decoding is terminated as unsuccessful.
All messages passed in the Tanner graph represent probabilities, which are used for calculating the estimation after finishing
every iteration. Because the algorithm convergence is affected significantly by the parameters of the Tanner graph (especially
the number of short cycles), there is no reason for performing relatively high number of iterations. Therefore, the maximum
number of iterations is limited.
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Fig. 4: Tanner graph of the LDPC (14,7) code.
Fig. 5: Data flow in the Tanner graph when passing values from v0 to c3 and back.
Messages outgoing from one set of nodes are calculated with the use of the incoming values from the opposite set of nodes.
Edges are used as interfaces for passing messages between the set of variable nodes and the set of check nodes, while each
message outgoing from a node is passed through an edge. Each message outgoing from a node in the Tanner graph depends on
the incoming messages from the connected nodes excluding the value received from the node which is the destination node,
as Algorithm 1 describes in more detail. The process is ilustrated in the following example. As can be seen in Fig. 4, the
variable node v0 is connected with check nodes c0, c2, c3, c5. Considering the calculation of the value being passed from v0 to
c0, the value depends on the incoming values from the nodes c2, c3 and c5. In the second half of an iteration, the value being
passed from c3 to v0 depends on the incoming values from v4, v11, v12. The data flow is shown in Fig. 5. The passed values
are used for calculating estimations after each iteration.
Soft-decision decoding, described in terms of the pseudocode, is listed in Algorithm 2 and in referenced Algorithm 1.
Formulas used in the pseudocode represent the SP algorithm [8] without any simplifications and modifications.
III. PARALLELIZATION OF LDPC DECODING USING GPU
A. Introduction
The SP algorithm works as an iterative process of message passing between the two sets of nodes (variable and check) in the
Tanner graph. Although the number of operations needed to be performed grows with the number of edges in the graph, the
algorithm can be accelerated when deployed on massive parallel architectures. Moreover, the potential acceleration achieved
by the parallelization of calculations grows with the number of edges in the graph, because more values can be calculated
simultaneously. This can lead to interesting applications for long block length codes providing excellent error correcting
capabilities.
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Fig. 6: Parity-check matrix and the principle of the parallelization
In recent years, there has been an increasing interest in implementing LDPC decoders in a wide variety of hardware
architectures, including GPU. Several contributions deal with fitting the decoder on parallel architectures with the use OpenCL
or CUDA frameworks and discuss the benchmarks [15]–[24]. However, work reviewed so far deal mostly with some families
of LDPC codes and the application of parallel decoders is limited. In this article, we propose a general parallel approach for
the decoder of any irregular LDPC code. The proposed approach divides calculations into a scalable number of threads. Each
thread performs the calculation of the value outgoing through the edge, which is associated with the thread itself (edge-level
parallelization). The approach was chosen because of its suitability for any irregular LDPC matrices, scalability for any code
block lengths and deployablity on many hardware architectures. It is also convenient for derived algorithms for LDPC decoding,
such as Min-Sum (MS) or adaptive MS [34]. In the previous work dealing with the parallel LDPC decoding, the calculations
are mostly divided on the level of rows and columns of the parity-check matrices.
B. Our approach
In this section, we describe the approach of the edge-level parallelization used for the LDPC decoder. The principle is also
shown in the illustrated example supported by consistent figures associated with the same LDPC (14,7) code. Considering the
code given by the parity-check matrix (Fig. 6) and associated Tanner graph (Fig. 4), we define the following arrays used as
address iterators for the parallel message passing algorithm (described in Algorithms 3 and 4):
• a sorted tuple of variable nodes v = (vj) starting with the lowest index and associated tuple of check nodes c = (ci),
such i, j : Hi,j = 1 and i ∈ [0, n− k), j ∈ [0, n); then, (ci, vj) unequivocally defines an edge in the Tanner graph; n is
the number of variable nodes and n− k is the number of check nodes
• a tuple of edges e = (ek) = (0, 1, 2, ..., |c|)
• a tuple of connected edges t = (tk) with a variable node vk; then, tk = |(vk)|, vk ∈ v
6Algorithm 1 Message passing
1: procedure VALUES TO CHECK NODES
. First half on an iteration
Input: p, r
Output: q
2: for all j ∈ [0, |M|) do
3: for all i ∈ [0, |N |) do
4: q0i,j = p
0
j
5: q1i,j = p
1
j
6: for all i′ ∈Mj \ i do
7: q0i,j = q
0
i,jr
0
i′,j
8: q1i,j = q
1
i,jr
1
i′,j
9: end for
10: end for
11: end for
12: end procedure
13: procedure VALUES TO VARIABLE NODES
. Second half on an iteration
Input: q
Output: r
14: for all j ∈ [0, |M|) do
15: for all i ∈ [0, |N |) do
16: r0i,j = 1
17: r1i,j = 1
18: for all j′ ∈ Ni \ j do
19: r0i,j = r
0
i,j(1− 2q1i,j′)
20: end for
21: r0i,j = 1/2 + 1/2r
0
i,j
22: r1i,j = 1− r0i,j
23: end for
24: end for
25: end procedure
• a tuple of starting positions s = (sk) for iterating in order to calculate the value passed through the edge ek; sk =
arg mink(vk : vk ∈ v)
• a tuple u = (uk) of relative positions of the ek associated with the connected node vk; uk = k − |(vq) : q < k, vq 6= vk|
7Algorithm 2 Soft-decision decoding
1: procedure DECODEAWGN . SP algorithm
Input: y – output from a demodulator
ITERATIONS – maximum number of iterations
σ – variance of the channel
Output: ĉ
2: q =Initialize(p, σ) . See Algorithm 3
3: r =Values to Variable Nodes(q)
. See Algorithm 1 (serial) or 5 (parallel approach)
4: ĉ =Calculate Estimation(r) . See Algorithm 1 (serial) or 5 (parallel approach)
5: if ĉHT = 0 then return ĉ
6: end if
7: for it ∈ (0, ITERATIONS) do
8: q =Values to Check Nodes(r) . See Algorithm 4 (serial) or 6 (parallel approach)
9: r =Values to Variable Nodes(q) . See Algorithm 1 (serial) or 5 (parallel approach)
10: ĉ =Calculate Estimation(r)
11: if ĉHT = 0 then return ĉ . See Algorithm 7 for parallel approach
12: end if
13: end for
14: end procedure
Algorithm 3 Initialize step
1: procedure INITIALIZE . Probabilities for AWGN
Input: y, σ
Output: q
2: for all yj ∈ y do
3: pj = 1.0/(1 + exp(−2yj/σ2))
4: end for
5: for all j ∈ [0, |M|) do
6: for all i ∈ [0, |N |) do
7: qi,j = pj
8: end for
9: end for
10: end procedure
The arrays defined above are used as address iterators for calculations of messages outgoing from variable nodes to check
nodes (the first half of the iteration). We also show the arrays in the illustrative example. Supposing the code (14,7) given by
the parity-check matrix in Fig. 6, the arrays derived by the principle described above are shown in Table I. The first half of
8Algorithm 4 Calculation of the estimation
1: procedure CALCULATE ESTIMATION
. See Algorithm 5 for parralel approach
Input: p, r
Output: ĉ
2: for all j ∈ [0, |M|) do
3: Q0i,j = p
0
j
4: Q1i,j = p
1
j
5: for all i ∈Mj do
6: Q0i,j = Q
0
i,jr
0
i,j
7: Q1i,j = Q
1
i,jr
1
i,j
8: end for
9: if Q0i,j > Q1i,j then ĉj = 0
10: else ĉj = 1
11: end if
12: end for
13: end procedure
the iteration of the LDPC decoding process calculates the values passed from the variable nodes to the check nodes. With the
use of the array iterators we can perform such calculations without any complicated operations with array indices. The pseudo
code is shown in Algorithm 5. The local index of the thread (according to the OpenCL terminology) is denoted as lid and the
number of synchronized threads working in parallel is denoted as lgsize. Because all threads performing the calculations have
to be synchronized after they finish writing in the memory and the number of synchronizable threads is strictly limited (e. g.
1024), the calculations are divided in several steps (pages) if necessary. This is when the number of edges is greater than the
lgsize variable. An illustrative example for 12 synchronizable threads is shown in Fig. 6.
The arrays used for the messages outgoing from the check nodes to the variable nodes are derived similarly. Keeping of the
unique edge identifier (ci, vj) and associated edge index ek, the arrays c,v, e are sorted starting with the lowest check node
index and other arrays are derived considering the messages outgoing from the check nodes. Such arrays are then denoted as
e, c,v, t, s,u) in the following descriptions. As a demonstrative example, the arrays for the second half of the iteration are
shown in Table II.
The algorithm performing the second half of the iteration processes the arrays described above. Its pseudo code is shown
in Algorithm 5. After finishing the second half of the iteration we can continue with the next iteration. The whole decoding
principle remains the same, as described in Algorithm 1.
For example, the address iterators for the LDPC (14,7) code are listed in Table I and Table II. Both tables are particularly
useful for understanding the principle and checking the correctness of the implementation. To keep the consistency and for
tutorial purposes, both tables are associated with the LDPC (14,7) code given by the parity-check matrix from Fig. 6.
9TABLE I: Addresses used for message calculation outgoing from variable nodes.
array values
e
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30
v
0 0 0 0 1 1 2 2 3 3 3 4 4 5 5 6 6 7 7 8 8 9 9 10 10 11 11 12 12 13 13
c
5 3 2 0 4 0 5 1 6 4 1 4 3 1 0 4 2 6 5 5 4 2 1 6 0 3 1 6 3 5 0
t
4 4 4 4 2 2 2 2 3 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
s
0 0 0 0 4 4 6 6 8 8 8 11 11 13 13 15 15 17 17 19 19 21 21 23 23 25 25 27 27 29 29
u
0 1 2 3 0 1 0 1 0 1 2 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1
TABLE II: Addresses used for message calculation outgoing from check nodes.
array values
e
3 5 14 24 30 7 10 13 22 26 2 16 21 1 12 25 28 4 9 11 15 20 0 6 18 19 29 8 17 23 27
v
0 1 5 10 13 2 3 5 9 11 0 6 9 0 4 11 12 1 3 4 6 8 0 2 7 8 13 3 7 10 12
c
0 0 0 0 0 1 1 1 1 1 2 2 2 3 3 3 3 4 4 4 4 4 5 5 5 5 5 6 6 6 6
t
5 5 5 5 5 5 5 5 5 5 3 3 3 4 4 4 4 5 5 5 5 5 5 5 5 5 5 4 4 4 4
s
0 0 0 0 0 5 5 5 5 5 10 10 10 13 13 13 13 17 17 17 17 17 22 22 22 22 22 27 27 27 27
u
0 1 2 3 4 0 1 2 3 4 0 1 2 0 1 2 3 0 1 2 3 4 0 1 2 3 4 0 1 2 3
IV. BIT ERROR RATE SIMULATOR
Apart from the implementation of the LDPC decoder, we also considered a Bit Error Rate simulator based on the Additive
White Gaussian Noise (AWGN). The simulator is a highly useful tool for benchmarks and code evaluation purposes. The code
evaluation requires up to billions of operations to be performed and it is the most time-consuming part of algorithms designing
new and innovative LDPC codes. Therefore, its parallelization leads to a significant acceleration of a code design process and
more precise simulations become possible. Fast simulations are also needed for evaluating candidate solutions when applying
algorithms for performing LDPC code optimizations.
For BER calculation, codewords are modulated and transmitted through the AWGN channel given by the parameter σ (often
recalculated to the Eb/N0 ratio), as can be seen in Fig. 3. The decoder then receives noised vectors, which are decoded, and
Hamming distances between decoded vectors and original codewords are calculated. Due to the linearity of LDPC codes, it is
enough to transmit only zero codewords and count the number of 1’s at the output of the decoder (Fig. 3).
σ2 =
1
R
N0
2
(3)
R =
k
n
(4)
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Algorithm 5 Parallel message passing
1: procedure ITERATE TO CHECK NODES
. Half on an iteration
Input: r – incoming values e, s, t, u
Output: q
2: for (p = 0; p < totaledges; p+ = lgsize) do
3: for i = slid+p to slid+p + tlid+p − 1 do
4: if i = ulid+p + slid+p then continue
5: end if
6: value = perform calculations . Algorithm 1
7: end for
8: index = elid+p
9: qindex = value
10: end for
11: end procedure
12: procedure ITERATE TO VARIABLE NODES
. Half on an iteration
Input: q – incoming values e, s, t, u
Output: r
13: for (p = 0; p < totaledges; p+ = lgsize) do
14: for i = slid+p to slid+p + tlid+p − 1 do
15: if i = ulid+p + slid+p then continue
16: end if
17: value = perform calculations . Algorithm 1
18: end for
19: index = elid+p
20: rindex = value
21: end for
22: end procedure
where k is the length of the information message, n is the length of the codeword, Eb is the energy per bit, and N0 is the
noise power spectral density.
V. OPENCL AND CUDA IMPLEMENTATION
In current signal and data processing systems, there is an unambiguous trend to use parallel architectures to increase the
processing speed, which plays a crucial role in real time applications and determines a deployability of computationally
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Algorithm 6 Parallel calculation of the estimation
1: procedure CALCULATE ESTIMATION
. Parallel approach
Input: r – incoming values s, t, v
Output: ĉ
2: for (p = 0; p < totaledges; p+ = lgsize) do
3: Q1 = rlid+p
4: Q0 = 1− rlid+p
5: for i = slid+p to slid+p + tlid+p − 1 do
6: Q1 = Q1ri+p
7: Q0 = Q0(1− ri+p)
8: end for
9: index = vlid+p
10: if Q1 > Q0 then ĉindex = 1
11: else ĉindex = 0
12: end if
13: index = vlid+p
14: qindex = value
15: end for
16: end procedure
complex algorithms in hardware. Hardware devices supporting massively parallel processing algorithms generally include
Graphics Processing Units (GPUs), which are considered in this tutorial article.
In this work, the CUDA and the OpenCL frameworks are used for GPU computations. The OpenCL is an open standard
for parallel programming using the different computational devices, such as CPU, GPU, or FPGA. It provides a programming
language based on the C99 standard. Unlike OpenCL, CUDA is only for NVIDIA devices starting from G80 series (so called
CUDA-enabled GPUs). CUDA gives a possibility to write programs based on the C/C++ and Fortran languages. OpenCL and
CUDA programming models are illustrated in Fig. 7.
A. Necessary considerations
When implementing an algorithm on GPU platform using OpenCL or CUDA frameworks, two main issues have to be
considered:
• size of the local memory (OpenCL) or shared memory (CUDA),
• size of the working group (OpenCL) or block size (CUDA).
GPU devices offer several types of the allocable memory, which differ in their speed and their size. The memory type used
to store variables is specified in the source code by the prefix according to the OpenCL or CUDA syntax rules. Generally, the
largest allocable size, typically in gigabytes for current devices, is located in the global memory. However, the global memory
12
Algorithm 7 Parallel calculation of the syndrome
1: procedure CALCULATE SYNDROME
. Parallel approach
Input: ĉ – codeword estimation, s, t, c, v
Output: z – syndrome ĉHT
2: for (p = 0; p < totaledges; p+ = lgsize) do
3: value = 0
4: for i = slid+p to slid+p + tlid+p − 1 do
5: index = vlid+p
6: value ˆ = ĉindex
7: end for
8: index = clid+p
9: zindex = value
10: end for
11: end procedure
DEVICE
WORK-GROUP
 HOST (CPU)
HOST MEMORY (RAM)
GLOBAL/CONSTANT MEMORY
LOCAL MEMORY LOCAL MEMORY
WORK-GROUP
PRIVATE
MEMORY
PRIVATE
MEMORY
PRIVATE
MEMORY
PRIVATE
MEMORY
WORK-ITEM WORK-ITEM WORK-ITEM WORK-ITEM
(a) OpenCL programing model.
DEVICE
BLOCK
 HOST (CPU)
HOST MEMORY (RAM)
GLOBAL/CONSTANT MEMORY
SHARED MEMORY SHARED MEMORY
BLOCK
REGISTER
MEMORY
REGISTER
MEMORY
REGISTER
MEMORY
THREAD
REGISTER
MEMORY
THREAD THREADTHREAD
(b) CUDA programming model.
Fig. 7: OpenCL and CUDA programming models.
is also the slowest one. A higher speed is provided by the local memory, but the size is typically only in kilobytes. Exceeding
the limited size of the local memory usually leads to incorrect results without any warnings in the compilation report.
Another crucial issue related to an algorithm implementation in GPU devices is the working group size. Although the GPU
can run thousands of threads in parallel, these threads are not synchronized among each other in terms of writing in the memory.
The threads are split into working groups and they can be synchronized only among other threads at the same working group.
The size of the working groups is strictly limited (typically 1024).
B. Coding
Both frameworks processes two types of code
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• host (runtime), running serially on CPU
• kernel (device), running parallely on GPU
Listing 1: Types
t ypede f s t r u c t Edge{
i n t i n d e x ; / / e array
i n t vn ; / / v array
i n t cn ; / / c array
i n t edgesConnectedToNode ; / / t array
i n t a b s o l u t e S t a r t I n d e x ; / / s array
i n t r e l a t i v e I n d e x F r o m N o d e ; / / u array
} Edge ;
t ypede f s t r u c t EdgeData{
double p a s s e d V a l u e ;
} EdgeData ;
t ypede f s t r u c t CodeInfo{
i n t t o t a l E d g e s ; / / number of edges
i n t varNodes ; / / number of v a r i ab l e nodes
i n t checkNodes ; / / number of check nodes
} CodeInfo ;
The kernel is executed by the host. In CUDA, the kernel execution is more straightforward compared to OpenCL, as can
be seen in the consistent examples in Listing 2. Both codes execute the kernel berSimulate in 100 working groups (blocks)
with 512 threads per one working group. After finishing the kernel, the results are copied in the berOut array and processed
by the host. Because the kernel function has to be considered as a function running in parallel, each thread has its own unique
identifier - the combination of global ID and local ID in OpenCL or the combination of thread ID and block ID in CUDA,
which can be recalculated vice versa. The parallel implementation of the function decodeAWGN , defined in Algorithm 2, is
shown in Listing 3. Types used for code definition and passing messages are pointed in Listing 1.
Some main differencies between the OpenCL and CUDA syntax rules are shown in Table III, which can be used when
moving the source code from one framework to another one.
TABLE III: Comparison of chosen OpenCL and CUDA syntax rules
command OpenCL CUDA
thread synchronization barrier(CLK_GLOBAL_MEM_FENCE); __syncthreads();
kernel prefix __kernel __global__
local memory prefix __local __shared__
get local ID int lid = get_local_id(0); int lid = threadIdx.x;
get global ID int gid = get_global_id(0); int gid = blockIdx.x
* blockDim.x+ threadIdx.x;
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VI. RESULTS
A. Experimental evaluation
Developed algorithms for LDPC decoding were run on NVIDIA Tesla K40 (Atlas) and Intel Xeon E5-2695v2 platforms
[35], [36]. The NVIDIA device contains 2880 CUDA cores and runs at 745 MHz. The peak performance for double precision
computations with floating point is 1.43 Tflops. The clock frequency of the Intel Xeon CPU is 2.4 GHz. All measurements
include the time required for random generation, realised by the Xorshift+ algorithm and the Box-Muller transform.
Benchmarks were performed through the calculation of the Bit Error Rate at Eb/N0 = 2dB for a code given by the NASA
CCSDS standard [37] and its protographically expanded derivations [38], [39]. Based on the results obtained from NVIDIA
Tesla K80, we got slightly better performance with the use of the CUDA framework, as shown in Fig. 9. Compared to the
CPU implementation run on Intel Xeon, the acceleration grows with the size of working groups and the number of decoders
running in parallel to the limit of the device, as illustrated in Fig. 8. GPU become very effective for longer block length codes,
as also shown in Table IV. The ratio between CPU (C++ compiler with O3 optimization) and GPU was 25 for code of 262144
bits.
B. Further acceleration
To keep the generality, no simplifications in the decoding algorithm were applied and the experimental evaluation was
performed with the use of the global memory. For further acceleration, several tasks can be considered, i. e. usage of the local
memory, variables with a lower precision, look-up tables, or modifications of the algorithm for certain families of LDPC codes.
For example, by moving the part of variables in the local (shared) memory, the decoder works approximately 40% faster in
our experience. However, it is not possible to decode longer codewords because of the size limitations (240 kB of the local
memory per working group). Another possibility for greater optimization could be the parallelization of less computationally
intensive functions. After applying parrallel algorithms for passing messages, calculating the syndrome and the estimation, the
most serial time-consuming operation is checking syndrome for all zero equality (approximately 34% of the decoding function
in our experience).
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TABLE IV: Comparison for OpenCL and CUDA framework (local group of 512 threads and 100 decoders working in parallel)
against the CPU implementation using C++ compiler with O3 optimization. Time was mesuared for 10000 decoded codewords
at Eb/N0 =2dB.
code edges OpenCL CUDA C++ C++ with O3 optimization
(256,128) 1024 0.32 s 0.32 s 24.24 s 3.11 s
(512,256) 2048 0.64 s 0.61 s 26.98 s 6.24 s
(1024,512) 4096 1.26 s 1.24 s 99.59 s 12.52 s
(2048,1024) 8192 2.56 s 2.51 s 105.56 s 25.27 s
(4096,2048) 16384 5.54 s 5.46 s 415.35 s 69.17 s
(8192,4096) 32768 12.08 s 12.08 s 545.74 s 172.67 s
(16384,8192) 65536 26.27 s 26.08 s 1717.25 s 367.75 s
(32768,16384) 131072 57.40 s 56.02 s 2893.91 s 1025.9 s
(65536,32768) 242144 117.31 s 116.86 s 8572.08 s 1989.26 s
(131072,65536) 524288 244.36 s 242.43 s 14082.71 s 5215.11 s
(262144,131072) 1048576 510.06 s 498.16 s 35104.28 s 12287.61 s
VII. CONCLUSIONS
The development of multicore architectures supporting parallel data processing has led to a paradigm shift. Data processing
algorithms has to be considered working asynchronously in separated threads, while the threads are synchronized only
when writing in registers (memory). Therefore, there is a need for novel approaches and frameworks allowing an algorithm
deployabality in modern signal and data processing systems. In this article, we touched with recent frameworks for Graphics
Processing Units and probably the best known error correction coding technique, LDPC. In a tutorial-based style, we have
provided a general parallel approach for decoding any irregular LDPC code and presented a demonstrative application in
consistent examples associated with the LDPC (14,7) code. The presented approaches are based on the edge-level parallelization,
where each thread performs the calculation of a particular value passed through the associated edge (one thread for one edge).
The potential acceleration achieved by the parallelization of the calculations grows with the number of edges in the graph.
This can lead to interesting applications for long block length codes providing excellent error correcting capabilities.
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Hardware devices supporting massively parallel processing algorithms generally include GPUs. Differencies and similarities,
in terms of the terminology and source codes, between the OpenCL and CUDA frameworks used for GPU programming
were shown in the paper. Benchmarks for the OpenCL and CUDA approaches were performed on the NASA CCSDS
(256,128) standard and its protographically expanded derivations [38], [39], and the results were compared against the C++
implementation.
Results shown the acceleration which is up to 22 times compared against C++ with O3 optimization, and up to 58 times
compared against C++ compilation without optimization.
Because the OpenCL framework has found utilization in programming FPGA-based systems [40], the proposed algorithms
and their potential modifications can be easily used in a wide variety of fast communication signal processing systems.
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APPENDIX
Listing 2: Execution of the kernel function from runtime
(a) OpenCL source code
/ / Create an OpenCL con t ex t and command queue
/ / Bui ld the program from source and c r ea t e kerne l
c l c o n t e x t c o n t e x t = c l C r e a t e C o n t e x t (NULL,
CL DEVICE TYPE GPU,& d e v i c e i d , NULL, NULL,NULL) ;
c l cmd queue cmd queue = clCreateCommandQueue (
c o n t e x t , d e v i c e i d , 0 ,NULL) ;
c l p r o g r a m program= c l C r e a t e P r o g r a m W i t h S o u r c e ( c o n t e x t
, 1 , ( cons t char∗∗)&sou rce , NULL,NULL) ;
c l B u i l d P r o g r a m ( program ,1 ,& d e v i c e i d , NULL, NULL,NULL) ;
c l k e r n e l k e r n e l S i m = c l C r e a t e K e r n e l ( program , ”
berSimulate ” , NULL) ;
/ / Create bu f f e r s
cl mem c o d e I n f o o b j = c l C r e a t e B u f f e r ( c o n t e x t ,
CL MEM READ ONLY,
s i z e o f ( CodeInfo ) , NULL, NULL) ;
cl mem e d g e s F r o m V a r i a b l e o b j =
c l C r e a t e B u f f e r ( c o n t e x t , CL MEM READ ONLY,
s i z e o f ( Edge ) ∗ t o t a l E d g e s , NULL, NULL) ;
. . .
/ / Se t kerne l parameters
c l S e t K e r n e l A r g ( kerne lS im , 0 , s i z e o f ( cl mem ) ,
( void ∗) &c o d e I n f o o b j ) ;
c l S e t K e r n e l A r g ( kerne lS im , 1 , s i z e o f ( cl mem ) ,
( void ∗) &e d g e s F r o m V a r i a b l e o b j ) ;
. . .
/ / Copy in the bu f f e r s
c l E n q u e u e W r i t e B u f f e r ( command queue , c o d e I n f o o b j ,
CL TRUE , 0 , s i z e o f ( CodeInfo ) , code In fo , 0 , NULL,
NULL) ;
c l E n q u e u e W r i t e B u f f e r ( command queue ,
e d g e s F r o m V a r i a b l e o b j , CL TRUE , 0 , s i z e o f ( Edge )
∗ t o t a l E d g e s , edgesFromVar i ab l e , 0 , NULL, NULL) ;
i n t d e c o d e r s = 100 ;
l o c a l i t e m s i z e = 512 ;
g l o b a l i t e m s i z e = l o c a l i t e m s i z e ∗ d e c o d e r s ;
/ / Execute the OpenCL kerne l
clEnqueueNDRangeKernel ( command queue , ke rne lS im , 1 ,
NULL, &g l o b a l i t e m s i z e , &l o c a l i t e m s i z e , 0 ,
NULL, NULL) ;
/ / Copy the r e s u l t s back
c lE n q ue u eR e a dB u f f e r ( command queue , be rOu t ob j ,
CL TRUE , 0 , s i z e o f ( double ) ∗maxPoints , berOut ,
0 , NULL, NULL) ;
(b) CUDA source code
CodeInfo∗ c o d e I n f o o b j ;
cudaMalloc ( ( void ∗∗) &c o d e I n f o o b j , s i z e o f ( CodeInfo ) ) ;
Edge∗ e d g e s F r o m V a r i a b l e o b j ;
cudaMalloc ( ( void ∗∗) &e d g e s F r o m V a r i a b l e o b j ,
s i z e o f ( Edge ) ∗ t o t a l E d g e s ) ;
. . .
/ / Copy to the dev i c e
cudaMemcpy ( c o d e I n f o o b j , code In fo , s i z e o f ( CodeInfo ) ,
cudaMemcpyHostToDevice ) ;
cudaMemcpy ( e d g e s F r o m V a r i a b l e o b j , edgesFromVar i ab l e ,
s i z e o f ( Edge ) ∗ t o t a l E d g e s ,
cudaMemcpyHostToDevice ) ;
/ / Same meaning as l o c a l i t em s i z e in OpenCL
i n t b l o c k s i z e = 512 ;
i n t d e c o d e r s = 100 ;
i n t b l o c k s = d e c o d e r s ;
/ / Kernel ex e cu t i on
b e r S i m u l a t e <<< b locks , b l o c k s i z e >>> ( c o d e I n f o o b j ,
e d g e s F r o m V a r i a b l e o b j , edgesFromCheck obj ,
s imParams obj , s i m u l a t e d P o i n t s o b j ,
e d g e D a t a I n i t T o C h e c k o b j , e d g e D a t a T o V a r i a b l e o b j ,
edgeDataToCheck obj ,
r andomGenVar iab le s ob j , e s t i m a t i o n o b j , syndrome obj ,
n o i s e d V e c t o r o b j , b e r O u t o b j ) ;
/ / Copy the r e s u l t s to hos t
cudaMemcpy ( berOut , be rOut ob j ,
s i z e o f ( double ) ∗maxPoints ,
cudaMemcpyDeviceToHost ) ;
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Listing 3: Decoder function run from kernel
(a) OpenCL source code
void decodeAWGN ( g loba l CodeInfo∗ code In fo ,
g loba l Edge∗ edgesFromVar i ab l e ,
g loba l Edge∗ edgesFromCheck ,
g loba l EdgeData∗ edgeDa ta In i tToCheck ,
g loba l EdgeData∗ edgeDataToCheck ,
g loba l EdgeData∗ edgeDa taToVar i ab l e ,
g loba l i n t∗ e s t i m a t i o n ,
g loba l i n t∗ syndromeOut ,
g loba l double∗ n o i s e d V e c t o r ,
i n t i t e r a t i o n s , double sigma2 , i n t l i d ,
i n t t o t a l E d g e s , i n t l g s i z e , i n t g l P a g e S t a r t I n d e x )
{
i n t index e , p ;
/ / i n i t i a l messages to check nodes
for ( p = 0 ; p < t o t a l E d g e s ; p += l g s i z e )
{
i n d e x l i d = p + l i d ;
i f ( i n d e x l i d < t o t a l S i z e )
initProbCalcAWGN ( n o i s e d V e c t o r ,
edgesFromVar i ab l e , edgeDa ta In i tToCheck ,
sigma2 , g l P a g e S t a r t I n d e x , i n d e x e ) ;
}
barr i e r (CLK GLOBAL MEM FENCE) ;
/ / i t e r a t i o n back to va r i ab l e nodes
for ( p = 0 ; p < t o t a l E d g e s ; p += l g s i z e )
{
i n d e x l i d = p + l i d ;
i f ( i n d e x l i d < t o t a l S i z e )
i t e r a t e T o V a r i a b l e s ( . . . ) ;
}
/ / c a l c u l a t e the e s t ima t i on
barr i e r (CLK GLOBAL MEM FENCE) ;
f o r ( p = 0 ; p < t o t a l E d g e s ; p += l g s i z e )
{
i n d e x l i d = p + l i d ;
i f ( i n d e x l i d < t o t a l E d g e s )
e s t i m a t i o n C a l c ( . . . ) ;
}
/ / c a l c u l a t e the syndrome
barr i e r (CLK GLOBAL MEM FENCE) ;
f o r ( p = 0 ; p < t o t a l E d g e s ; p += l g s i z e )
{
i n d e x l i d = p + l i d ;
i f ( i n d e x l i d < t o t a l E d g e s )
syndromeCalc ( edgesFromCheck , e s t i m a t i o n ,
syndromeOut , g l P a g e S t a r t I n d e x , i n d e x e ) ;
}
barr i e r (CLK GLOBAL MEM FENCE) ;
i n t cnodes = c o d e I n f o [ 0 ] . checkNodes ;
i n t p a r i t y = i s A l l Z e r o ( syndromeOut , cnodes ,
g l P a g e S t a r t I n d e x ) ;
/ / i f syndrome i s ok , decoding i s s u c c e s s f u l
i f ( p a r i t y == 1) re turn ;
barr i e r (CLK GLOBAL MEM FENCE) ;
i n t i ;
/ / forward and back i t e r a t i o n s
for ( i = 0 ; i < i t e r a t i o n s ; i ++)
{
/ / i t e r a t i o n to check nodes
for ( p = 0 ; p < t o t a l E d g e s ; p += l g s i z e )
{
i n d e x l i d = p + l i d ;
i f ( i n d e x l i d < t o t a l E d g e s )
i t e r a t e T o C h e c k ( . . . ) ;
}
barr i e r (CLK GLOBAL MEM FENCE) ;
. . .
/ / i t e r a t i o n back to va r i ab l e nodes
barr i e r (CLK GLOBAL MEM FENCE) ;
. . .
/ / c a l c u l a t e the e s t ima t i on
barr i e r (CLK GLOBAL MEM FENCE) ;
. . .
/ / c a l c u l a t e the syndrome
barr i e r (CLK GLOBAL MEM FENCE) ;
/ / i f syndrome i s ok , decoding i s s u c c e s s f u l
p a r i t y = i s A l l Z e r o ( syndromeOut , cnodes ,
g l P a g e S t a r t I n d e x ) ;
i f ( p a r i t y == 1) re turn ;
}
}
(b) CUDA source code
dev ice void decodeAWGN ( CodeInfo∗ code In fo ,
Edge∗ edgesFromVar i ab l e ,
Edge∗ edgesFromCheck ,
EdgeData∗ edgeDa ta In i tToCheck ,
EdgeData∗ edgeDataToCheck ,
EdgeData∗ edgeDa taToVar i ab l e ,
i n t∗ e s t i m a t i o n ,
i n t∗ syndromeOut ,
double∗ n o i s e d V e c t o r ,
i n t i t e r a t i o n s , double sigma2 , i n t l i d ,
i n t t o t a l E d g e s , i n t l g s i z e , i n t g l P a g e S t a r t I n d e x )
{
i n t index e , p ;
/ / i n i t i a l messages to check nodes
for ( p = 0 ; p < t o t a l E d g e s ; p += l g s i z e )
{
i n d e x l i d = p + l i d ;
i f ( i n d e x l i d < t o t a l S i z e )
initProbCalcAWGN ( n o i s e d V e c t o r ,
edgesFromVar i ab l e , edgeDa ta In i tToCheck ,
sigma2 , g l P a g e S t a r t I n d e x , i n d e x e ) ;
}
sync threads ( ) ;
/ / i t e r a t i o n back to va r i ab l e nodes
for ( p = 0 ; p < t o t a l E d g e s ; p += l g s i z e )
{
i n d e x l i d = p + l i d ;
i f ( i n d e x l i d < t o t a l S i z e )
i t e r a t e T o V a r i a b l e s ( . . . ) ;
}
sync threads ( ) ;
/ / c a l c u l a t e the e s t ima t i on
for ( p = 0 ; p < t o t a l E d g e s ; p += l g s i z e )
{
i n d e x l i d = p + l i d ;
i f ( i n d e x l i d < t o t a l S i z e )
e s t i m a t i o n C a l c ( . . . ) ;
}
/ / c a l c u l a t e the syndrome
syncthreads ( ) ;
f o r ( p = 0 ; p < t o t a l E d g e s ; p += l g s i z e )
{
i n d e x l i d = p + l i d ;
i f ( i n d e x l i d < t o t a l S i z e )
syndromeCalc ( edgesFromCheck , e s t i m a t i o n ,
syndromeOut , g l P a g e S t a r t I n d e x , i n d e x e ) ;
}
sync threads ( ) ;
i n t cnodes = c o d e I n f o [ 0 ] . checkNodes ;
i n t p a r i t y = i s A l l Z e r o ( syndromeOut , cnodes ,
g l P a g e S t a r t I n d e x ) ;
/ / i f syndrome i s ok , decoding i s s u c c e s s f u l
i f ( p a r i t y == 1) re turn ;
sync threads ( ) ;
i n t i ;
/ / forward and back i t e r a t i o n s
for ( i = 0 ; i < i t e r a t i o n s ; i ++)
{
/ / i t e r a t i o n to check nodes
for ( p = 0 ; p < t o t a l E d g e s ; p += l g s i z e )
{
i n d e x l i d = p + l i d ;
i f ( i n d e x l i d < t o t a l S i z e )
i t e r a t e T o C h e c k ( . . . ) ;
}
sync threads ( ) ;
. . .
/ / i t e r a t i o n back to va r i ab l e nodes
syncthreads ( ) ;
. . .
/ / c a l c u l a t e the e s t ima t i on
syncthreads ( ) ;
. . .
/ / c a l c u l a t e the syndrome
syncthreads ( ) ;
/ / i f syndrome i s ok , decoding i s s u c c e s s f u l
p a r i t y = i s A l l Z e r o ( syndromeOut , cnodes ,
g l P a g e S t a r t I n d e x ) ;
i f ( p a r i t y == 1) re turn ;
}
}
